

# Future Packaging Technologies in Power Electronic Modules

## @Fraunhofer IISB



### Content

#### Part One

Some Words on Fraunhofer Institutes  
*- from the general to the specific -*

#### Part Two


Future Packaging Technologies in Power  
Electronic Modules

# JOSEPH VON FRAUNHOFER

(1787 – 1826)

The **Fraunhofer-Gesellschaft** is a recognized non-profit organization that takes its name from '**Joseph von Fraunhofer**' (1787–1826), the illustrious Munich researcher, inventor and entrepreneur.


- **Researcher** – discovery of the 'Fraunhofer lines' in the solar spectrum
- **Inventor** – new processing method for lenses
- **Entrepreneur** – director and partner in a glassworks
  
- **Fraunhofer foundation in 1949**  
→ from military to recent industrial research and engineering (today's staff 24,500)



# INSTITUTES AND RESEARCH ESTABLISHMENTS IN GERMANY

## Fraunhofer Research Institutes

- Legal status: Non-profit association (e.V.)
- Mission: Application-oriented R&D
- 72 institutes with approx. 2.1 billion euros budget
- Through contract research 1.9 billion euros
- About 70 pct. of the Fraunhofer-Gesellschaft's contract research revenue comes from publicly financed research projects




# POWER ELECTRONIC SYSTEMS

From Material to Power Electronic Applications



Slide 4


# DEVICES AND RELIABILITY



Slide 5

DEPARTMENT → GROUP

# PACKAGING AND MODULES



New Concepts and Materials for Packaging


High Performance Joining Technologies, Sintering

Thermal, Electrical, and Mechanical Characterization

Lifetime Characterization, Statistical Analysis

Analysis of Failure Mechanism

Lifetime Modeling



Slide 6

# Future Packaging Technologies in Power Electronic Modules

- New Connection Technologies for Recent Modules
  - Si Modules with IISB Addon for SiC
  - Double Sided Sintering
  - Spot Welding for Terminals
- Sintering → Selective Sintering on Organic Substrates
- Die-to-Die Bonding for Power Electronics
- Ceramic Embedding
  - Diamond Devices and WBG in Hot Hermetic Housings
- Outlook in Further Projects
  - Simulation in Power Electronics and Topology Optimization
  - Lifetime, Corrosion and Environmental Issues

# New Connection Technologies for Recent Modules


## Si Modules with IISB Addon for SiC<sup>1-5</sup>

### Device Concept and Implementation

- RC-snubber combination on a silicon chip
- Voltage rating: e.g. 200 V to 900 V
- Capacitance: typ. 5 nF to 30 nF

### Comparison of Switching Methods

- Classic slow (200 V overshoot)
- High speed (400 V overshoot, -50 % switching losses)
- High speed with Snubber (200 V overshoot, -50% switching losses!)



Slide 8



# New Connection Technologies for Recent Modules

## Double Sided Sintering<sup>6-10</sup>

### Sintering of Both Sides of the Devices

1. Top side leadframe
  - Pressure-assisted device sintering
  - Pressure-assisted or -less leadframe sintering



2. Top side DBC/DBA/AMB



Slide 9

# New Connection Technologies for Recent Modules

## Spot Welding for Terminals<sup>11</sup>

### Spot Welding of Copper Terminals to DBC Circuit Carriers

- Cu/Cu bonding with no interconnection layer
- Low thermal and mechanical stress during process
- DBC ceramic AlN and Al<sub>2</sub>O<sub>3</sub>
- High lifetime and no lifetime impact on surroundings



# Selective Sintering on Organic Substrates<sup>12-13</sup>




## General Sintering Topics


- Pressure-assisted sintering with different materials, such as silver-with-copper paste or copper paste
- Pressure-less sintering
- Jet dispensing of sinter/solder paste
- Selective sintering

## Sintering of Bare Dies or SMD Devices on pre-populated Circuit Boards

- Selective sintering process
  - Picking device then sinter film (DTF), placing
  - Final sintering by die placer



# Die to Die Bonding for Power Electronics<sup>14-15</sup>



## Goal

- Bonding without explicit bonding material (without solder/sinter paste)

## Solution

- Chip on chip bonding from MEMS adopted to power electronics  
→ enabling technology: general sintering



## Highlights

- High integration density, high temperature capability >300 °C



## Relevance

- Heterogeneous packaging
- Research directions – bonding without bonding material
  - Chip-on-chip, chip-on-interposer, chip-on-DBC/DBA/AMB
  - Chip/device stacking → more than two dies with adaption of chip metallization and insulation

Silver sintering



Direct Ag to Ag bonding



48 V to pol-converter with GaN package

# Ceramic Embedding

## Diamond Devices and WBG in Hot Hermetic Housings<sup>16-18</sup>

### Goal

- Compact and hermetic high temperature packaging for high voltage

### Issue

- State of the art organic materials do not cover wide band gap (WBG) semiconductor devices' demands

### Solution



- Embedding in ceramic circuit board like DBC/DBA/AMB
- Subtractive laser ablation for extremely fine pitch and cavities

### Highlights

- High integration density
- High temperature capability >300 °C
- High voltage resistant (>12 kV demonstrated)
- Hermetic for harsh environments


### Relevance

- Air cooled power electronics solutions



# Outlook in Further Projects

## Simulation in Power Electronics and Topology Optimization<sup>19-23</sup>



### Simulation – Optimization – Rapid Prototyping

- Electrical, thermal, and mechanical simulation on device, module, and system level, electronic cooling design, thermal management, as well as extraction of electric parasitics and circuit simulation
- Coupled and multiphysics simulations  
→ topology optimization, automated topology generation
- Subtractive and additive prototype generation of various power electronic components  
→ 3D printing at IISB (ceramic, metal, organic), laser ablation for fast DCB structures

# Outlook in Further Projects

## Lifetime, Corrosion and Environmental Issues<sup>24-34</sup>


### Lifetime Testing and Analysis

- Thermo-mechanical testing
  - Power cycling test, temperature cycling or shock test
- Chemical/environmental testing
  - Humidity, salt spray or corrosion gas testing
- Analysis
  - SEM, SAM, FIB (focussed ion beam), grinding, laser ablation, surface characterization techniques, lock-in thermography etc.

### Lifetime Concepts and Coating

- Application of high temperature capable and narrow gap filling coating systems (e.g., Parylene)
- Conception of novel test methods for application oriented tests of insulation systems in WBG power modules
- Concepts for passives lifetime characterization and testing of capacitors

Active power cycling testing



Dendrite growth in isolation gap of a power module

Localized defect on IGBT by lock-in thermography



Slide 16

# DEVICES AND RELIABILITY

## References<sup>1-34</sup>

- [1] Matlok, S.; Erlbacher, T.; Krach, F.; Eckardt, B., Switching SiC devices faster and more efficient using a DBC mounted terminal decoupling Si-RC element, Konferenzbeitrag European Conference on Silicon Carbide and Related Materials (ECSCRM) 2016, Halkidiki
- [2] Banzhaf, Stefanie; Schwaiger, Stefan; Erlbacher, Tobias; Bauer, Anton J.; Frey, Lothar, Post-trench processing of silicon deep trench capacitors for power electronic applications; International Symposium on Power Semiconductor Devices and ICs (ISPSD), 2016, Prague
- [3] F. Krach, N. Thielen, T. Heckel, A.J. Bauer, T. Erlbacher, L. Frey, Silicon integrated RC snubbers for applications up to 900V with reduced mechanical stress and high manufacturability, Konferenzbeitrag, Device Research Conference (DRC), 2016, Newark/DE
- [4] F. Krach, T. Heckel, L. Frey, A. J. Bauer, T. Erlbacher, M. März, Innovative Monolithic RC-Snubber for Fast Switching Power Modules, Proceedings of 9th International Conference on Integrated Power Electronics Systems (CIPS), 2016
- [5] Gruenler S., Rättmann G., Erlbacher T., Bauer A.J., Frey L., Fabrication and Characterization of High-Voltage Monolithic 3D Capacitors based on Through-Silicon-Via Technology, IEEE Internat. Interconnect Technology and Advanced Metallization Conference 2015, 18.-21. May 2015
- [6] Knörr M., Schletz A., Oertel S., Jank M., Semiconductor Joining through Sintering of Ag-Nanoparticles: Analysis of Suitability of Different Powders Using DSC and TGA Measurements. Proceedings of The World Congress on Particle Technology (WCPT6), Nuremberg, 26- 29-Apr-2010
- [7] Kraft S., Zischler S., Schletz A., Properties of a novel silver sintering die attach material for high temperature - high lifetime applications. SENSOR 2013, Nuremberg, DOI 10.5162/sensor2013/B3.3
- [8] Kraft, S.; Schletz, A.; Maerz, M.; Reliability of silver sintering on DBC and DBA substrates for power electronic applications. International Conference on Integrated Power Electronics Systems, 06 – 08.03.2012, Nuremberg.VDE-Verlag, ETG-Fachbericht 133, pp. 439-444
- [9] Kraft, S.; Tinter, R.; Schletz, A. Thermal Resistance Simulation and Measurement of a Double Sided Cooled Power Module. In Proceedings of the 8th European Advanced Technology Workshop on Micropackaging and Thermal management, IMAPS, La Rochelle, 2013.
- [10] Waltrich, U., Bayer, C.F., Zöll, S., Zischler, S., Tokarski, A., Schletz, A., März, M., High Reliable Power Modules by Pressureless Sintering, CIPS 2018 – 10th International Conference on Integrated Power Electronics Systems, Stuttgart, 19.-22.03.2018
- [11] Waltrich U., Yu Z., Schletz A., Reichenberger M.: Bonding Copper Terminals onto DBC Substrates of Power Modules by Resistance Projection Welding; IEEE EPDC, Nuremberg, 2015
- [12] Fabian, Dresel, Sebastian, Letz, Sigrid, Zischler, Andreas, Schletz, Michael, Novak, (Continental, Division Powertrain), "Selective silver sintering of semiconductor dies on PCB" PCIM 05.-07. Juni 2018
- [13] J. Müller, M. Novak, F. Dresel, C. F. Bayer, A. Schletz, M. März, Selective Silver Sintering on Organic-Based Circuit Boards, PCIM 2019.
- [14] Zechun Yu, Stefan Zeltner, Norman Boettcher, Gudrun Rattmann, Juergen Leib, Christoph Friedrich Bayer, Andreas Schletz, Tobias Erlbacher, Lothar Frey, "Heterogeneous Integration of Vertical GaN Power Transistor on Si Capacitor for DC-DC Converters", ESTC Dresden 18.09.2018
- [15] Zechun Yu, Shize Wang, Sebastian Letz, Christoph Friedrich Bayer, Felix Häußler, Andreas Schletz, Katsuaki Suganuma, " Optimization of Ag-Ag Direct Bonding for Wafer-Level Power Electronics Packaging via Design of Experiments," 2019 International Conference on Electronics Packaging (ICEP 2019), Niigata, Japan, 2019.
- [16] H. L. Bach, Z. Yu, S. Letz, C. F. Bayer, U. Waltrich, A. Schletz, M. März: Vias in DBC Substrates for Embedded Power Modules. 10th Int. Conference on Integrated Power Electronics Systems (CIPS) 2018, pp. 144-148
- [17] H. L. Bach, T. Endres, D. Dirksen, S. Zischler, C. F. Bayer, A. Schletz, M. Maerz: Ceramic Embedding as Packaging Solution for Future Power Electronic Applications. Int. Power Electronics Conference (ECCE IPEC) 2018, Niigata
- [18] Hoang Linh Bach, Zechun Yu, Sebastian Letz, Christoph Friedrich Bayer, Uwe Waltrich, Andreas Schletz, Martin März, Vias in DCB-Substraten für eingebettete Leistungsmodul, PLUS Zeitschrift 2019
- [19] Rauh, H.; Hutzler, A., Bayer, C.; Hofmann, M.: Integrierte E-Antriebsstränge durch intelligente Einzelzähne. Tagung Elektrische Traktions- und Hilfsantriebe für die Elektrifizierung und Hybridisierung von Kraftfahrzeugen, Würzburg 2015
- [20] Bayer, C.F., Baer, E., Waltrich, U., Malipaard, D.; Schletz, A., "Simulation of the electric field strength in the vicinity of metallization edges on dielectric substrates in Dielectrics and Electrical Insulation", IEEE Transactions on, vol.22, no.1, pp.257-265, Feb. 2015
- [21] Bayer, C.F., Roskopf, A., Grundlagen in der Simulation – Basics, Dos, and Don't's, 13.10.2016 Nürnberg, ECPE Cluster-Schulung – Simulation in der Leistungselektronik
- [22] Bayer, C.F., Erstellen von Ersatzschaltbildern durch Parameterextraktion zur Optimierung der parasitären Eigenschaften von Schaltungen, 13.10.2016 Nürnberg, ECPE Cluster-Schulung – Simulation in der Leistungselektronik
- [23] Bayer C. F., Waltrich U., Schneider R., Souedan A., Bär E., Schletz A., Partial Discharges in Ceramic Substrates – Correlation of Electric Field Strength Simulations with phase resolved partial discharge measurements, ICEP, Sapporo 2016
- [24] Waltrich U., Malipaard D., Schletz A., Novel Design Concept for Modular Multilevel Converter Power Modules. PCIM, Nuremberg, 2014
- [25] C. F. Bayer, „Korrosion in leistungselektronischen Modulen“, Vortrag GMM-Fachgruppe 1.2.6 "Prozesskontrolle, Inspektion & Analytik" am 15. März 2018
- [26] C. F. Bayer, „Electrochemical Corrosion in Power Modules due to Harsh Environments“, Semicon West, San Francisco 09.-12.07.2018
- [27] C. F. Bayer, A. Diepgen, Th. Filippi, C. Fuchs, S. Wüstefeld, S. Kellner, U. Waltrich, A. Schletz: Electrochemical Corrosion on Ceramic Substrates for Power Electronics - Causes, Phenomenological Description, and Outlook. 10th Int. Conference on Integrated Power Electronics Systems (CIPS) 2018, pp. 161-167
- [28] Hutzler A., Tokarski A., Schletz A., Extending the Lifetime of Power Electronic Assemblies by Increased Cooling Temperatures. ESREF, Arcachon, 2013
- [29] Schletz A., Hutzler A., Müller N., Tokarski A., Design and Material Considerations for Extended Lifetime. ECPE Workshop Power Electronics Packaging. 12- 13-Nov-2013, Baden-Dättwil, Switzerland
- [30] Hutzler A., Wright A., Schletz, A., Increasing the Lifetime of Power Modules by Smaller Bond Wire Diameters. IMAPS Wire Bonding Workshop, San Jose, USA, 2014
- [31] Hutzler A., Tokarski A., Kraft S., Zischler S., Schletz A., Increasing the lifetime of electronic packaging by higher temperatures: solders vs. silver sintering. ECTC Conference, Orlando, USA, 2014
- [32] Letz S., Farooqian A., Simon F.-B., Schletz A., Modeling the rate-dependent inelastic deformation of porous polycrystalline silver films, ESREF 2018, 29th European Symposium on Reliability of Electron Devices, Failure Physics and Analysis, Aalborg, Denmark, October 1-5, 2018
- [33] Simon F.-B., Letz S., Schletz A., Influence of the pulse length and temperature swing on the relative lifetime estimation for sintered/soldered chip-on-substrate samples, Poster presented at ESREF 2018, 29th European Symposium on Reliability of Electron Devices, Failure Physics and Analysis, Aalborg, Denmark, October 1-5, 2018
- [34] Letz S. A., Lifetime calculation of automotive power modules based on PoF, ECPE Workshop – Thermal and Reliability Modeling and Simulation of Power Electronics Components and Systems, Fuerth, 01-December-2016



# Addon → Corrosion Clip

## Electrochemical Corrosion (ECM)

[https://www.iisb.fraunhofer.de/en/research\\_areas/packaging\\_reliability.html](https://www.iisb.fraunhofer.de/en/research_areas/packaging_reliability.html)

# THANK YOU FOR YOUR ATTENTION!

Dr. Christoph F. Bayer et al.

**Fraunhofer IISB**

Schottkystraße 10  
91058 Erlangen  
Germany

[christoph.bayer@iisb.fraunhofer.de](mailto:christoph.bayer@iisb.fraunhofer.de)

[www.iisb.fraunhofer.de](http://www.iisb.fraunhofer.de)

Contact