

# Influence of triangular defects on the electrical characteristics of 4H-SiC devices

J. Schoeck<sup>1,a</sup>, H. Schlichting<sup>1,b</sup>, B. Kallinger<sup>1,c</sup>, T. Erlbacher<sup>1,d</sup>, M. Rommel<sup>1,e</sup>, A.J. Bauer<sup>1,f</sup>

<sup>1</sup> Fraunhofer Institute for Integrated Systems and Device Technology (IISB), 91058 Erlangen, Germany


<sup>a</sup> johannes.schoeck@iisb.fraunhofer.de, <sup>b</sup> holger.schlichting@iisb.fraunhofer.de, <sup>c</sup> birgit.kallinger@iisb.fraunhofer.de,

<sup>d</sup> tobias.erlbacher@iisb.fraunhofer.de, <sup>e</sup> mathias.rommel@iisb.fraunhofer.de, <sup>f</sup> anton.bauer@iisb.fraunhofer.de

### Epitaxial defects in SiC

- Multitude of defects in epitaxial layer, e.g.:
  - Dislocations
  - Scratches
  - Downfalls
  - Step-bunches
  - Triangular defects


- Focus on triangular defects
  - Critical influence on device characteristics [3]
  - Length of several 100  $\mu\text{m}$
  - In-grown triangles
  - Surface triangles



DLS images of in-grown and surface triangles.

### Our approach

- UVPL imaging of wafers before device processing by defect luminescence scanner (DLS) [1] and repeated during processing
  - Defect map of each wafer after critical process steps
- Fabricate 4H-SiC JBS diodes [2] and VDMOS transistors on scanned wafers
  - Devices designed for 3.3 kV and 50 A
- Measure 100% of devices under forward and reverse bias using wafer prober
  - Classify devices into passed and failed groups
  - Calculate failure rate
  - Create fail-pass wafer map
- Match wafer maps of device failures to wafer maps of defects in order to understand defect influence on device characteristics




### Main findings

- Combination of defect luminescence scanning and electrical measurements of JBS diodes and VDMOS transistors allowed to identify the impact of surface and in-grown triangles on SiC power device characteristics

- |                          |                    |  |
|--------------------------|--------------------|--|
| <b>JBS diodes</b>        | Surface triangles  | → instant breakdown; abnormal forward characteristics  |
|                          | In-grown triangles | → increase in failure rate by up to 15%  |
| <b>VDMOS transistors</b> | Surface triangles  | → instant breakdown; slightly increased failure rate in conduction mode                                |
|                          | In-grown triangles | → conduction mode test with low increase in failure rate by 8%<br>→ no influence in blocking mode test |

- No morphological differences were found yet between in-grown triangles that lead to failures and those that show no effect







Optical and DLS images of surface (red) and in-grown (blue) triangles after implantation during VDMOS processing.

### Electrical Characterization & Statistical Approach

#### JBS diodes

- Defect-free devices used as reference for electrical characteristics
- Blocking mode
  - In-grown triangles increase leakage current in 20% of diodes
  - Surface triangles lead to maxing leakage current limit of 1 mA even below 100 mV
- Conduction mode
  - In-grown triangles affected 26% of diodes in conduction mode, but at low voltage only
  - Surface triangles cause forward characteristic with inhomogeneous barrier height [4]

Triangle defect type	JBS diodes			VDMOS transistors		
	Total	Surface	In-grown	Total	Surface	In-grown
# defects	-	50	266	-	84	220
# afflicted devices	330	23	95	740	45	96
<b>Blocking mode</b>						
No effect	218 (66%)	1 (4%)	49 (51%)	407 (55%)	3 (7%)	51 (53%)
Inhomogeneous $\phi_B$	66 (20%)	3 (14%)	27 (29%)	-	-	-
Destructive	46 (14%)	19 (82%)	19 (20%)	333 (45%)	42 (93%)	45 (47%)
<b>Conduction mode</b>						
No effect	277 (84%)	3 (13%)	70 (73%)	496 (67%)	23 (51%)	57 (59%)
Degradation	53 (16%)	20 (87%)	25 (26%)	244 (33%)	22 (49%)	39 (41%)



#### VDMOS transistors

- |   |   |
|---|---|
| Blocking mode   | Conduction mode   |
| <ul style="list-style-type: none"> <li>In-grown triangles show similar failure rate as dies without defects</li> <li>Surface triangles cause immediate failure already below 1 V</li> </ul> | <ul style="list-style-type: none"> <li>Triangle-free dies had failure rate of 33% from other defect types</li> <li>In-grown triangles increased failure rate to 41%</li> <li>Surface triangles increased failure rate to 49%</li> </ul> |

### References

- [1] P. Berwian, D. Kaminzky, K. Roßhirt et al., Solid State Phenomena, 242, pp. 484-489 (2016).
- [2] J. Schoeck, J. Buettner, M. Rommel, T. Erlbacher, A. J. Bauer, MSF, 897, pp. 427-430 (2017).
- [3] T. Kimoto, J. A. Cooper, Fundamentals of silicon carbide technology (Wiley IEEE, Singapore, 2014) p. 95.
- [4] R. T. Tung, Materials Science and Engineering: R, 35 (1-3), pp. 1-138 (2001).