First InGaAs Lateral Nanowire MOSFET RF Noise Measurements and Model

Lars Ohlsson¹, Fredrik Lindelöw¹, Cezar B. Zota¹, Matthias Ohlrogge², Thomas Merkle², Lars-Erik Wernersson¹, and Erik Lind⁴

¹Department of Electrical and Information Technology (EIT), Lund University, PO Box 118, Lund, SE-22100, Sweden
²Fraunhofer Institute for Applied Solid State Physics (IAF), Tullastraße 72, Freiburg, 79108, Germany

The first radio frequency (RF) noise measurements on lateral nanowire metal-oxide-semiconductor field-effect transistors (MOSFETs) and a noise model are presented. We have characterized the RF noise and scattering parameters of an indium gallium arsenide (InGaAs) device. A fitted model yields extrapolated values of the modeled intrinsic noise figure for future millimeter wave circuit implementations, targeting a 94 GHz carrier frequency. The modeled intrinsic $F_{\text{min}} < 1$ dB minimum noise figure obtained promises performance at the target band, given reduction of gate parasitics. In any wireless system, noise and bandwidth limits the performance. Understanding of RF noise in nanowire MOSFET devices is thereby key for realization of future radar and communications systems.

Device Fabrication and Measurements

The lateral nanowire MOSFET is similar to a previous device [1]. However, it has air spacers and a line gate as shown in Fig. 1. Semi-insulating (iron (Fe) doped) indium phosphide (InP) is used as substrate. Nanowires were regrown by metal organic chemical vapor deposition (MOCVD) of InGaAs through a hydrogen silsesquioxane (HSQ) mask. The 200 nanowires of the MOSFET are approximately 25 nm wide and 10 nm high with sloping facets. An HSQ mask is then used in MOCVD contact regrowth of n+ In$_{0.63}$Ga$_{0.37}$As. Mesa isolation by wet etching, nanowire ozone/ wet digital etching, atomic layer deposition (ALD) of high-$\kappa$ gate dielectric, and repeated lift-off patterning with titanium (Ti)/ palladium (Pd)/ gold (Au) is used to finalize the devices. The gate dielectric, approximately 1 nm equivalent oxide thickness (EOT), is hafnium oxide (HfOx) with a thin interface layer of aluminum oxide (AlOx).

Output and transfer dc characteristics of the $L_g = 50 \text{nm}$ gate length and $W = 7 \mu \text{m}$ gate width lateral nanowire MOSFET is shown in Fig. 2(a)-(b). This indicates a $g_{m} = 1.0 \text{mS/}\mu\text{m}$ transconductance peak and a $I_{DS} = 2.2 \text{mA/}\mu\text{m}$ drive current, both are evaluated at $V_{GS} = 1.25 \text{V}$ gate bias and $V_{DS} = 1.50 \text{V}$ drain bias. Noise and scattering parameters were analyzed from 100 MHz to 50 GHz. Measured scattering parameters are presented in Fig. 3, as well as small signal modeled parameters and optimum source reflection coefficient, $\Gamma_{\text{opt}}$. The measured and modeled noise figure (50$\Omega$ source and load) is shown in Fig. 4, as well as modeled minimum noise figure.

Small-Signal Noise Model

A small-signal model that includes noise sources, shown in Fig. 5, is fitted to the measured characteristics. This has a brute force minimized relative error to (open short deembedded) the measured admittance parameters, available and current gain, as well as system referred noise figure. Thermal noise in the effective channel resistance, $r_i \approx 1/g_{m}$, and the output noise current spectral density, $S_i(f)$, are intrinsic noise sources.

The intrinsic noise sources are well defined for a diffusive device but less so for the quasi-ballistic nanowire MOSFET studied here. In this model, the intrinsic gate noise from the channel resistance, $r_i = 38 \Omega = 1/(1.4 g_{m})$, translates to noise at the input and a correlated term at the output. The output noise current spectral density, $S_i(f) = S_{i,\text{th}}(f) + S_{i,\text{tr}}(f)$, is modeled in two parts. Flicker noise, $S_{i,\text{th}}(f)$, is included to fit the lower frequency range of the measured noise figure. This includes interactions between oxide trap states and charges in the channel region. Thermal noise, $S_{i,\text{th}} = 4k_B T g_{m} \gamma$, is described here by a quasi-ballistic excess noise factor, $\gamma = 2/3$, assigned to the transconductance [2]. This model indicates $NF_{\text{min}} \approx 4.8 \text{dB}$ minimum noise figure at 94 GHz, limited by gate resistance.

One simplification is to compress the intrinsic RF noise into an equivalent electron channel temperature, $T_{\text{ec}} = T(1 + \gamma g_{m}/g_{dh} + r_{i} g_{m}^2/g_{dh}) = 3755 \text{K}$, assigned to the output conductance [3]. Introduction of a T-gate process and proper device scaling is expected to make available a value closer to the modeled $NF_{\text{min}} \approx 1$ dB observed at lower frequencies. These initial results show potential for millimeter-wave amplifiers with high gain and low noise figure.

Acknowledgment

EU H2020 INSIGHT (#688784), Swedish Foundation for Strategic Research (SSF), Swedish Research Council (VR).

References

**InP:Fe Substrate**

**InGaAs Nanowire Gate**

**AlOx/ HfOx High-κ oxide**

**Ohmic contact**

**n+ In0.63Ga0.37As Regrown contact mesa**

**Fig. 1:** Schematic cross-section of the regrowth and lift-off defined InGaAs lateral nanowire MOSFET technology.

**Drain-source bias (V)**

- $V_{DS} = -1 V$
- $V_{DS} = 0.50 V$
- $V_{DS} = 1.50 V$

**Gate-source bias (V)**

- $V_{GS} = -1 V$
- $V_{GS} = 0.50 V$
- $V_{GS} = 2 V$

**Drain current (mA/μm)**

- $I_{DS} = 0.50 mA/μm$
- $I_{DS} = 3.00 mA/μm$
- $I_{DS} = 2.50 mA/μm$

**Transconductance (mA/μm)**

- $g_m = 1.9 mS$
- $g_m = 1.9 mS$
- $g_m = 1.9 mS$

**Drain current (mA/μm)**

- $I_{DS} = 1.68 mA$

**Fig. 2:** (a) Output and (b) transfer dc characteristics of the $L_g = 50$ nm gate length and $W_g = 7$ μm wide measured lateral nanowire MOSFET device.

**Fig. 3:** Measured and modeled scattering parameters, as well as modeled optimum source reflection coefficient.

**Fig. 5:** Small-signal RF noise model fitted to the deembedded admittance, gain, and measured noise parameters. The bias point is input $V_{GS} = 1.25 V$ and output $V_{DS} = 1.50 V$, consuming $I_{DS} = 16.8 mA$ for the measured device.