

# First Results of the European Project “Hiding Dies”

**Rolf Aschenbrenner, Andreas Ostmann**

**Fraunhofer IZM Berlin**

aschenbrenner@izm.fhg.de  
ostmann@izm.fhg.de


# 3D System Integration

## Potential:


- Increased performance
- Increased integration density
- More functionality
- Reduced power consumption
- Minimum volume and weight
- Mixed Technologies



Silicon




Package



PWB

# Substrate Level Integration Technology



Source: ST-Microelectronics

# Substrate Level Integration Technology

European Nanoelectronics Initiative Advisory Council



## 2006+: Embedded devices


(MEMS, passives, antennas, IC's)

## 2008+: New Materials

High k and low k dielectrics, High Tg polymers  
CTE matching between dice and substrate

## 2008: Substrate and Interposer

Low cost finer line  
& smaller via (25  $\mu\text{m}$ )



## 2015:

## Printable electronics

## 2012: New Substrate Technologies

Flexible substrates (reel to reel)  
Integrated optical interconnects

# Component Embedding

## Components in PCBs

### Passives

#### Resistors

- Thick Film**
  - polymer printing
- Thin Film**
  - sputtering
  - electroless deposition
  - laminate

#### Capacitors

- laminate
- polymer printing

#### Inductors


- etched copper
- electroplating
- printing

embedding of integrated passive components (IPC)


### Actives

- Chip First
- Embedding in Core
- Embedded WLP
- Chip in Polymer
- .....

# Embedded Chips in PCB – Technology Approaches




**Intel** - Bumpless Build-Up Layer



**Casio** - Embedded WLP



**Imbera** - Integrated Module Board




**GE** – Chips First Build-Up™



**Fraunhofer IZM** - Chip in Polymer

# Chip In Polymer – Basic Concept

- embedding of thin chips into build-up layers of printed circuit boards




## Advantages

- shortest interconnect between chips and substrate
- extremely thin packaging
- capability for 3D component stacking
- use of established processes and materials
- use of existing machines

## Chip In Polymer – History

- begin of joined development Fraunhofer IZM and Technical University of Berlin (TUB) 1998
- patent application 1999, granted 2001 (DE1995494, EP1230680)
- first announcement at PEP (Polymers in Electronic Packaging) 1999
- continuous technology development since 2000
- **Fraunhofer project “Chip in Polymer” 2000**
- **German research project „Chip in Polymer“ 2000 – 2003**
- installation of automatic laser drilling/structuring equipment 2003
- technology transfer to ITRI, Taiwan 2003/2004
- **European research project „Hiding Dies“ 2004 – 2006**
- **European reserch project „Shift“ 2004 – 2007**
- **Industry project „Sensor Embedding“ 2005**
- **German research project „KRAFAS“ 2005-2008 (77 GHz Radar)**


# HIDING DIES - High Density Integration of Dies into Electronics Substrates



[www.hidingdies.net](http://www.hidingdies.net)

## Project Goal:

development of a PCB process for embedding of thin active chips at a large area process on 18"x24" panels



NOKIA


PHILIPS



the project is supported by the European Commission, contract IST 507759





# Test Vehicle




[www.hidingdies.net](http://www.hidingdies.net)

- manufacturing of test vehicles on 10x10 cm<sup>2</sup> panels for process development
- 18“x24“ panels containing 12 test vehicles were manufactured in PCB production line
- test vehicle features
  - 72 embedded test chips 2.5x2.5 – 10x10 mm<sup>2</sup>, min. pitch 200 μm
  - thermal test chips, 2 W
  - daisy-chain and 4PK structures
  - rf test structures
  - SMDs over embedded chips




10x10 cm<sup>2</sup> test vehicle with embedded chips

# Chip in Polymer – Basic Process Flow



[www.hidingdies.net](http://www.hidingdies.net)



- conventional (multi-layer) substrate
- **die bonding** of thin chips ( $\leq 50 \mu\text{m}$ ) with Cu bumps ( $5 \mu\text{m}$ )
- embedding of chips by vacuum **lamination** of RCC™ (Resin Coated Copper)
- **laser drilling** of vias to chip and substrate
- Cu **metallization** of vias
- **structuring** of Cu layer
- optional processing of further layers

# Wafer Bumping and Thinning

## Cu Bumping


- metallization of bondpads is not compatible with laser drilling and PCB metallization process
- Cu bumps are applied by TiW/Cu sputtering, lithographic structuring and electroless Cu reinforcement to 5  $\mu\text{m}$  thickness
- use of Cu redistribution layer (RDL) for chips with small pitches ( $<150 \mu\text{m}$ )

## Wafer Thinning


- wafers are thinned to 50  $\mu\text{m}$
- thickness variation wafer to wafer is still an issue

## Dicing

- mounting of wafers on UV dicing tape or Die Attach Film
- standard dicing and UV exposure of tape for reduced chip tackyness



[www.hidingdies.net](http://www.hidingdies.net)



sputtered Cu layer over bondpads


# Die Bonding - Methods

## Adhesive



- different materials are evaluated
  - die attach film on wafer backside
  - screen printing of Ag-filled paste
  - screen printing of b-stage paste and drying

## Bonding

- fully automatic die bonding of thin chips
- core substrate with oxidized Cu requires improved illumination




[www.hidingdies.net](http://www.hidingdies.net)





# Die Bonding - Development

## Process Optimization

- improvement of die bond accuracy for 50  $\mu\text{m}$  chips with 10x10 mm<sup>2</sup> size
- $\pm 11 \mu\text{m}$  @  $3\sigma$  achieved



www.hidingdies.net



improvement of die bond accuracy




needle-less eject heads


## Equipment Development

- development of a needle-less eject system
- suitable for chips down to 20  $\mu\text{m}$  thickness
- improved illumination system for recognition of dark PCB structures
- system already commercially available

# Die Bonding – Bond Line Thickness




[www.hidingdies.net](http://www.hidingdies.net)




- die attach film provides very good bond line uniformity
- better thermal conductivity by printed paste
- but still issues with small voids

bond line thickness after lamination  
(die attach film)




cross-section of embedded chip


# Lamination - Process



[www.hidingdies.net](http://www.hidingdies.net)




temperature / pressure profile for lamination





- use of filled epoxy-based RCC with 80  $\mu\text{m}$  dielectric and 5  $\mu\text{m}$  Cu
- embedding of chips by vacuum lamination of RCC
- at optimized parameters no chip breaking during or after lamination
- void-free embedding of 10x10 mm<sup>2</sup> chips
- no relevant movement of chips during lamination


# Lamination – Dielectric Thickness over Chip



[www.hidingdies.net](http://www.hidingdies.net)




1 mm space between 5 mm chips




5 mm space between 5 mm chips

- influence of chip density on dielectric thickness
- effect can be reduced by optimized lamination cycle
- optimum dielectric thickness above chip for via formation is 20 µm



cross-section of embedded chip


# Vias Formation - Laser Drilling and Metallization



[www.hidingdies.net](http://www.hidingdies.net)

## Laser Drilling

- different processes were evaluated
- Cu opening by wet-etching, then CO<sub>2</sub> laser drilling down to Cu bump
  - additional litho step
- opening of Cu and dielectric removal by UV laser only
  - risk of drilling into chip




via drilling with dual beam UV/CO<sub>2</sub> laser



## Production Process

- use of UV/CO<sub>2</sub> dual-beam laser
- opening Cu over chip with UV laser
- removing dielectric down to Cu bump by CO<sub>2</sub> laser, using top Cu as mask

# Vias Formation - Metallization



[www.hidingdies.net](http://www.hidingdies.net)




via to embedded chip

optimized via filling


- generation of electrical contact to embedded chips by via metallization
- chemical cleaning and dielectric activation by Pd solution
- first metallization by electroless Cu deposition
- deposition of thick Cu by electroplating (DC or pulse plating)

# Cu Structuring




[www.hidingdies.net](http://www.hidingdies.net)

- on 10x10 cm<sup>2</sup> substrates mask alignment can be used
- large panels require recognition to local fiducials
  - exposure of „reticles“ and stepping
  - laser structuring
- subtractive etching of Cu



Cu layer over embedded chip

# Test Vehicle – Reliability Tests



[www.hidingdies.net](http://www.hidingdies.net)

## Jedec Level 3

humidity soak – 192h @ 30°C/60% RH

followed by 3 reflows peak temp. 260 °C (Pb-free)


- no delamination after 3 reflows
- no cracks
- interconnections between chip and top layer are okay
- all measurable contacts survived

## Thermal Cycling

condition -55 / +126 °C

1000 cycles passed


- no cracks
- interconnections between chip and top layer are okay
- all measurable contacts survived




cross-section after Jedec level 3 test

- no delamination after 3rd reflow
- interconnection to chip survived


# Test Vehicle – Thermal Tests




[www.hidingdies.net](http://www.hidingdies.net)



embedded thermal test chip




thermal test chip with large Cu area on top



## Thermal Evaluation


- heatable chips are bonded on Cu layer
- higher Cu density over chip for better heat spreading
- thermal vias under chip
- first results without thermal vias  
 $\Delta T$  35 K @ 1 W

# Mid-term Achievements




[www.hidingdies.net](http://www.hidingdies.net)

- after the first 24 months a generic technology for embedding ultra-thin chips into PCBs has been developed
- initial development done on 10x10 cm<sup>2</sup> substrates
- compatibility of process with 18"x24" panels, demonstrated at a high-volume PCB production line




x-section of emdedced chip on thin core FR4




18" x 24" panel including 12 test vehicle substrates

# HIDING DIES - High Density Integration of Dies into Electronics Substrates



[www.hidingdies.net](http://www.hidingdies.net)




## Next Goals

- focus on process cost and yield
- chips with contact pitches below 150  $\mu\text{m}$
- 3D stacking of multiple layers with integrated chips
- preparation of demonstrators




**NOKIA**

**PHILIPS**



this project is supported by the European Commission, contract IST 507759

# Demonstrators



[www.hidingdies.net](http://www.hidingdies.net)

## Chip Card Demonstrator (Philips)

- chip card module with ISO contacts
- one embedded controller IC
- total module thickness  $< 300 \mu\text{m}$

## Power RF Demonstrator (Philips)

- evaluation of embedded rf chip
- power dissipation  $\approx 2 \text{ W}$
- thermal vias under and around the chip in different configurations

## Sensor Demonstrator (Nokia)

- Multi Media Card form factor
- 3 embedded chips (controller ASIC)
- flip chip assembly of sensor chips
- additional SMDs


# Outlook

## Coming Investigations


- thermal measurements will be correlated with simulation
- correlation of reliability tests to models
- embedding of extremely thin (20  $\mu\text{m}$ ) and large (> 10 mm) chips
- stacking of layers with embedded chips
- embedding of discrete passives

## Potential Applications


- thin stackable chip packages
- SiPs for mobile applications
- RF modules



[www.hidingdies.net](http://www.hidingdies.net)




module with 3 layers of embedded chips




# eGrain: Wireless Sensor Module

## Prototype # 3

- **Communication distance: 1m**
- **Transmission Frequency: 2,4 GHz**
- **Voltage: 3 V (2 x 1,5 V)**
- **Duty cycle: 1 x per sec**
- **Duration time: 500 hour**
- **Size: 10 x 10 x 10 mm<sup>3</sup>**



# eGrain Roadmap





Thank You